eeeeeee e.v

Tested with Icarus Verilog
This commit is contained in:
Micah Elizabeth Scott 2018-12-08 11:05:20 -08:00
parent 34e5370422
commit d001c27764

3
e.v Normal file
View File

@ -0,0 +1,3 @@
module e;
always #1 $write("e");
endmodule