blue
/
eeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeeee
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity
eeeeeeeeeeeeeeeeeeeeeeeeeee.../e.v

3 lines
43 B
Verilog
Raw Permalink Blame History

module e;
always #1 $write("e");
endmodule
Reference in New Issue View Git Blame Copy Permalink